

Amendments to the Claims

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1. (canceled)

2. (currently amended) The apparatus of ~~claim 1~~ further comprises claim 74, further comprising:

a thread count storage to store a thread count indicating a number of threads currently initialized for operation in the isolated execution mode;

~~a thread count updater coupled to the thread count storage to update the thread count;~~

~~a mode storage to store a chipset mode indicating a mode of operation of the chipset; and~~

~~a mode write circuit coupled to the mode storage to write the chipset mode to the mode storage.~~

3. (currently amended) The apparatus of ~~claim 2~~ claim 74, further comprising:

an identifier log storage to store a cryptographic identifier of an executive entity ~~cryptographic identifiers of the executive entities~~ loaded into the isolated execution mode, ~~the cryptographic identifiers being read only when in lock;~~

~~a log lock storage to store a lock pattern indicating the identifiers in lock; and~~

~~a lock circuit coupled to the identifier log storage and the log lock storage to lock the identifiers based on the lock pattern.~~

4. (currently amended) The apparatus of ~~claim 3~~ claim 74, further comprising:
 - a platform key storage to store a platform key used in handling ~~the executive entities~~ an executive entity loaded into the isolated execution mode; and
 - a scratch storage to store isolated settings used to configure the isolated execution mode.
5. (currently amended) The apparatus of ~~claim 4~~ claim 3, wherein the executive ~~entities further include~~ entity comprises at least one entity selected from the group consisting of a PE, a PE handler, and an operating system executive (OSE).
6. (currently amended) The apparatus of ~~claim 5~~ claim 74, further comprising:
 - a chipset circuit that provides the PE handler storage and the initialization storage, the chipset circuit capable of supporting at least one wherein the chipset mode is one of selected from the group consisting of:
 - an initialization waiting mode to indicate the chipset circuit is waiting for initialization[[:]];
 - a PE initialization in-progress mode to indicate the PE is being executed[[:]];
 - a PE initialization completion mode to indicate the PE is completed[[:]];
 - an OSE loaded mode to indicate the OSE has been loaded[[:]]; and
 - a closing mode to indicate the isolated execution mode is closed, ~~and a failure mode to indicate a failure.~~
7. (canceled)
8. (currently amended) The apparatus of ~~claim 7~~ claim 74, wherein the initialization storage ~~comprises:~~
 - ~~an enrollment storage to return the~~ returns an incremented thread count when ~~one of the threads~~ a thread enrolls in the isolated execution mode[[:]] and
 - ~~a withdrawal storage to return the~~ returns a decremented thread count when ~~one of the enrolled threads~~ an enrolled thread withdraws from the isolated execution mode.

9. (currently amended) The apparatus of ~~claim 8 wherein the~~ claim 74, further comprising a mode write circuit to write ~~writes the chipset mode corresponding to a failure mode into the mode storage~~ chipset circuit when the thread count reaches a thread limit is reached.

10. (currently amended) The apparatus of ~~claim 1~~ claim 74, wherein the PE handler data storage further to store at least one item selected from the group consisting of ~~include~~ a cryptographic PE handler identifier, a PE handler size, and a PE handler address.

11. (currently amended) The apparatus of ~~claim 6~~ claim 74, wherein the PE handler storage ~~[[is]]~~ comprises a read-only memory.

12. (currently amended) The apparatus of ~~claim 6 wherein the platform key is returned when the~~ claim 74, further comprising a platform key storage to return a platform key when the chipset circuit is read in the ~~an~~ initialization waiting mode.

13. (currently amended) The apparatus of claim 12 wherein the platform key is programmed to a random value.

14. (currently amended) The apparatus of ~~claim 13~~ claim 74, further comprising:
a status storage to store a status value of an isolated unlock pin used in setting platform settings.

15. (currently amended) The apparatus of claim 4 wherein the isolated settings ~~include~~ comprise one or more values selected from the group consisting of an isolated base value for the isolated memory area, an isolated length value for the isolated memory area, and a processor executive entry address, ~~the isolated base and length values defining the isolated memory area.~~

16. (canceled)

17. (currently amended) The method of ~~claim 16~~ claim 75, further comprises comprising:

storing a thread count in a thread count storage indicating number of threads currently initialized for operation in the isolated execution mode[[:]]

~~updating the thread count when the initialization storage is accessed;~~

~~storing a chipset mode indicating a mode of operation of the chipset in a mode storage; and~~

~~writing the chipset mode into the mode storage.~~

18. (currently amended) The method of ~~claim 17~~ claim 75, further comprising:

storing cryptographic identifiers of the executive entities loaded into the isolated execution mode, ~~the identifiers being read only when in lock;~~

~~storing a lock pattern indicating the identifiers in lock; and~~

~~locking the identifiers based on the lock pattern.~~

19. (currently amended) The method of ~~claim 18~~ claim 75, further comprising:

~~storing~~ obtaining a platform key used in handling the executive entities in from a platform key storage; and

~~storing~~ obtaining isolated settings used to configure the isolated execution mode from the chipset circuit.

20. (currently amended) The method of ~~claim 19~~ claim 18, wherein the executive entities ~~further include~~ comprise at least one entity selected from the group consisting of a processor executive (PE) a PE, a PE handler, and an operating system executive (OSE).

21. (currently amended) The method of ~~claim 20 wherein the~~ claim 75, further comprising operating in a series of chipset modes comprising: ~~mode is one of~~

an initialization waiting mode to indicate the chipset circuit is waiting for initialization[[],];

a PE initialization in-progress mode to indicate the PE is being executed[[],];

a PE initialization completion mode to indicate the PE is completed[[],];

an OSE loaded mode to indicate the OSE has been loaded[[],]; and

a closing mode to indicate the isolated execution mode is closed, ~~and a failure mode to indicate a failure.~~

22. (currently amended) The method of ~~claim 24~~ claim 75, further comprising wherein initializing at least a portion of the chipset circuit comprises

~~returning an updated thread count when the chipset mode does not represent the failure mode, the updated thread count being one of an incremented thread count and a decremented thread count; and~~

~~returning a current thread count when the chipset mode represents the failure mode.~~

23. (currently amended) The method of ~~claim 22~~ claim 75, further comprising wherein initializing the chipset further comprises:

returning the an incremented thread count when ~~one of the threads~~ a thread enrolls in the isolated execution mode; and

returning the a decremented thread count when ~~one of the enrolled threads~~ an enrolled thread withdraws from the isolated execution mode.

24. (currently amended) The method of ~~claim 23~~ claim 75, further comprising wherein writing the chipset mode comprises writing the a chipset mode corresponding to a failure mode when the a thread count reaches a thread limit.

25. (canceled)

26. (currently amended) The method of ~~claim 24~~ claim 75, wherein the PE handler storage ~~is~~ comprises read-only memory.

27. (currently amended) The method of ~~claim 21 wherein the~~ claim 75, further comprising obtaining a platform key ~~is returned when the~~ from a platform key storage is read in the when the chipset circuit is in an initialization waiting mode.

28. (canceled)

29. (currently amended) The method of ~~claim 24~~ claim 75, further comprising:
storing a status value of an isolated unlock pin used to unlock ~~and allow~~
platform ~~setting~~ settings.

30. (currently amended) The method of claim 19 wherein the operation of obtaining isolated settings comprises obtaining at least one value selected from the group consisting of ~~include~~ an isolated base value for the isolated memory area, an isolated length value for the isolated memory area, and a processor executive entry address, ~~the isolated base and length values defining the isolated memory area.~~

31-46. (canceled)

47. (currently amended) The system of ~~claim 46~~ claim 61 wherein the chipset circuit further comprises:

a thread count storage to store a thread count indicating a number of threads currently ~~operating in~~ associated with the isolated execution mode;

~~a thread count updater coupled to the thread count storage to update the thread count when the initialization storage is accessed;~~

~~a mode storage to store a chipset mode indicating a mode of operation of the chipset; and~~

~~a mode write circuit coupled to the mode storage to write the chipset mode into the mode storage.~~

48. (currently amended) The system of ~~claim 47~~ claim 61 wherein the chipset circuit further comprises:

an identifier log storage to store cryptographic identifiers of the executive entities operating in associated with the isolated execution mode, ~~the identifiers being read only when in lock;~~

~~a log lock storage to store a lock pattern indicating the identifiers in lock; and
a lock circuit coupled to the identifier log storage and the log lock storage to lock the identifiers based on the lock pattern.~~

49. (currently amended) The system of ~~claim 48~~ claim 61 wherein the chipset circuit further comprises:

a platform key storage to store a platform key used in handling the executive entities; and

a scratch storage to store isolated settings used to configure the isolated execution mode.

50. (currently amended) The system of ~~claim 49~~ claim 48 wherein the executive entities ~~further include~~ comprise:

a processor executive (PE);

a PE handler; and

an operating system executive (OSE).

51. (currently amended) The system of ~~claim 50~~ claim 61 wherein the chipset ~~mode is one of~~ circuit further comprises a mode storage to store a chipset mode indicating a mode of operation of the chipset circuit, the chipset mode comprising one or more modes selected from the group consisting of:

an initialization waiting mode to indicate the chipset circuit is waiting for initialization[[],];

a PE initialization in-progress mode to indicate the PE is being executed[[],];

a PE initialization completion mode to indicate the PE is completed[[],];

an OSE loaded mode to indicate the OSE has been loaded[[],]; and

a closing mode to indicate the isolated execution mode is closed, ~~and a failure mode to indicate a failure.~~

52. (canceled)

53. (currently amended) The system of ~~claim 52~~ claim 61 wherein the chipset circuit further comprises an initialization storage comprises:

~~an enrollment storage to return the an~~ incremented thread count when ~~one of the threads~~ a thread enrolls in the isolated execution mode[[],], and

~~a withdrawal storage to return the a~~ decremented thread count when ~~one of the enrolled threads~~ an enrolled thread withdraws from the isolated execution mode.

54. (currently amended) The system of ~~claim 53~~ claim 51 wherein the chipset circuit further comprises a mode write circuit writes the chipset mode corresponding to write a failure mode into the mode storage when ~~the thread count reaches a thread limit~~ is reached.

55. (currently amended) The system of ~~claim 46~~ claim 61, wherein the PE handler ~~data further include~~ storage further to store at least one item selected from the group consisting of a PE handler cryptographic identifier, a PE handler size, and a PE handler address.

56. (currently amended) The system of ~~claim 54~~ claim 61 wherein the PE handler storage ~~[[is]]~~ comprises a non-volatile memory.

57. (currently amended) The system of ~~claim 54~~ claim 49 wherein the platform key is returned when the platform key storage is read with the chipset circuit in the an initialization waiting mode.

58. (currently amended) The system of ~~claim 57~~ claim 49 wherein the platform key ~~is programmed to~~ comprises a random value.

59. (currently amended) The system of ~~claim 58~~ claim 61 wherein the chipset circuit further comprises:

a status storage to store a status value of an isolated unlock pin used to unlock ~~and allow~~ platform settings.

60. (currently amended) The system of claim 49 wherein the isolated settings ~~include~~ comprise one or more values selected from the group consisting of an isolated base value for the isolated memory area, an isolated length value for the isolated memory area, and a processor executive entry address, ~~the isolated base and length values defining the isolated memory area.~~

61. (new) A system comprising:

- a processor capable of selectively operating in a normal execution mode and, alternatively, in an isolated execution mode;

- a memory to include an isolated memory area accessible to the processor in the isolated execution mode;

- a chipset circuit in communication with the processor and the memory; and

- a PE handler storage in the chipset circuit, the PE handler storage to store a PE handler image to be loaded into the isolated memory area after at least a portion of the chipset circuit is initialized.

62. (new) An apparatus comprising:

- a machine accessible medium; and

- instructions encoded in the machine accessible medium, wherein the instructions, when executed by a processing system with a processor and a chipset circuit that supports a normal execution mode and an isolated execution mode, cause the processing system to perform operations comprising:

- obtaining a processor executive (PE) handler image from a PE handler storage in the chipset circuit; and

- after at least a portion of the chipset circuit is initialized, loading the PE handler image into an isolated memory area within a memory of the processing system, the isolated memory area accessible to the processor in the isolated execution mode.

63. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises:

- instructions to store a thread count indicating number of threads currently initialized for operation in the isolated execution mode.

64. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises:

instructions to store cryptographic identifiers of executive entities loaded into the isolated execution mode.

65. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises:

instructions to store a platform key used in handling executive entities.

66. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises:

instructions to configure the isolated execution mode, based at least in part on isolated settings associated with the processing system.

67. (new) The apparatus of claim 66, wherein the isolated settings include at least one value selected from the group consisting of an isolated base value for the isolated memory area, an isolated length value for the isolated memory area, and a processor executive entry address.

68. (new) The apparatus of claim 62, wherein the instructions implement executive entities comprising at least one entity selected from the group consisting of:

a PE;

a PE handler; and

an operating system executive (OSE).

69. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises:

instructions to initialize at least a portion of the chipset circuit.

70. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises:

instructions to increment a thread count when a thread enrolls in the isolated execution mode; and

instructions to decrement a thread count when an enrolled thread withdraws from the isolated execution mode.

71. (new) The apparatus of claim 62, wherein the instructions obtain the PE handler image from a read-only memory.

72. (new) The apparatus of claim 62, wherein the instructions obtain a platform key from a platform key storage when the chipset circuit is in an initialization waiting mode.

73. (new) The apparatus of claim 62, wherein the machine accessible medium further comprises instructions to store a status value of an isolated unlock pin used to unlock platform settings.

74. (new) An apparatus comprising:

a PE handler storage to store a PE handler image to be loaded into an isolated memory area within a memory of a processing system after at least a portion of a chipset circuit of the processing system is initialized, the PE handler image to be executed by a processor of the processing system, the processor capable of operating in a normal execution mode and in an isolated execution mode; and

an initialization storage to configure the processing system in the isolated execution mode, the processor capable of accessing the isolated memory area when operating in the isolated execution mode.

75. (new) A method comprising:

storing a processor executive (PE) handler image in a PE handler storage of a chipset circuit, the chipset circuit in communication with a processor that supports a normal execution mode and an isolated execution mode, and in communication with a memory to include an isolated memory area accessible to the processor in the isolated execution mode; and

after at least a portion of the chipset circuit is initialized, loading the PE handler image into the isolated memory area.